Biju Das e3a16c33db irqchip/renesas-rzv2h: Update macros ICU_TSSR_TSSEL_{MASK,PREP}
On RZ/G3E, TSSEL register field is 8 bits wide compared to 7 on RZ/V2H.
Also bits 8..14 is reserved on RZ/G3E and any writes on these reserved
bits is ignored.

Use bitmask GENMASK(field_width - 2, 0) on both SoCs for extracting TSSEL
and then update the macros ICU_TSSR_TSSEL_PREP and ICU_TSSR_TSSEL_MASK for
supporting both SoCs.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/all/20250224131253.134199-12-biju.das.jz@bp.renesas.com
2025-02-26 11:59:50 +01:00
..
2025-01-31 11:07:56 -08:00
2025-01-24 08:03:52 -08:00
2025-01-31 11:49:30 -08:00
2025-01-28 12:25:12 -08:00
2025-01-29 10:56:11 +01:00
2025-01-28 12:25:12 -08:00
2025-01-29 11:23:22 -08:00
2025-01-29 14:29:57 -08:00
2025-01-28 12:25:12 -08:00
2025-01-31 09:17:02 -08:00
2025-01-30 10:19:30 -08:00
2025-01-31 15:45:41 -08:00
2025-01-25 16:03:40 -08:00
2025-01-28 12:25:12 -08:00
2025-01-28 09:01:36 -08:00
2025-01-30 17:43:36 -08:00
2025-01-24 15:48:01 -08:00
2025-01-24 07:18:39 -08:00
2025-01-25 09:22:55 -08:00
2025-01-28 12:25:12 -08:00
2025-01-31 11:49:30 -08:00
2025-02-01 09:15:01 -08:00
2025-01-22 10:39:17 -08:00
2025-01-31 11:49:30 -08:00
2025-01-18 17:10:05 -08:00
2025-01-18 14:38:49 -06:00
2025-01-28 12:25:12 -08:00
2025-01-28 12:25:12 -08:00
2025-01-29 14:32:38 -08:00
2025-01-28 12:25:12 -08:00
2025-01-29 11:56:55 -08:00
2025-01-24 14:56:59 -08:00
2025-01-30 17:50:02 -08:00
2025-01-31 11:49:30 -08:00
2025-01-28 12:25:12 -08:00
2025-01-25 15:59:46 -08:00
2025-01-29 14:38:19 -08:00
2025-01-24 16:12:12 -08:00
2025-01-28 12:25:12 -08:00
2025-01-26 16:12:44 -08:00
2025-01-20 13:10:15 +01:00
2025-01-28 12:25:12 -08:00
2025-01-31 11:49:30 -08:00
2025-01-28 12:25:12 -08:00
2025-01-27 15:26:06 -08:00
2025-01-28 14:16:46 -08:00
2025-01-27 15:26:06 -08:00
2025-01-25 16:19:10 -08:00
2025-01-29 11:39:20 -08:00