Ahmad Fatoum 06a61b5cb6 clk: imx8mp: inform CCF of maximum frequency of clocks ...

The IMX8MPCEC datasheet lists maximum frequencies allowed for different
modules. Some of these limits are universal, but some depend on
whether the SoC is operating in nominal or in overdrive mode.

The imx8mp.dtsi currently assumes overdrive mode and configures some
clocks in accordance with this. Boards wishing to make use of nominal
mode will need to override some of the clock rates manually.

As operating the clocks outside of their allowed range can lead to
difficult to debug issues, it makes sense to register the maximum rates
allowed in the driver, so the CCF can take them into account.

Reviewed-by: Peng Fan <peng.fan@nxp.com>
Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
Link: https://lore.kernel.org/r/20250218-imx8m-clk-v4-6-b7697dc2dcd0@pengutronix.de
Signed-off-by: Abel Vesa <abel.vesa@linaro.org>

2025-03-03 19:02:15 +02:00

..

clk-busy.c

…

clk-composite-7ulp.c

clk: imx: composite-7ulp: Use NULL instead of 0

2024-06-24 14:22:08 +03:00

clk-composite-8m.c

clk: imx: composite-8m: Enable gate clk with mcore_booted

2024-06-21 09:35:20 +03:00

clk-composite-93.c

clk: imx: composite-93: keep root clock on when mcore enabled

2024-06-21 09:35:21 +03:00

clk-cpu.c

…

clk-divider-gate.c

…

clk-fixup-div.c

…

clk-fixup-mux.c

…

clk-frac-pll.c

…

clk-fracn-gppll.c

clk: imx: fracn-gppll: fix pll power up

2024-11-05 12:02:22 +02:00

clk-gate2.c

…

clk-gate-93.c

…

clk-gate-exclusive.c

…

clk-gpr-mux.c

…

clk-imx1.c

…

clk-imx5.c

…

clk-imx6q.c

…

clk-imx6sl.c

…

clk-imx6sll.c

…

clk-imx6sx.c

…

clk-imx6ul.c

clk: imx6ul: fix clock parent for IMX6UL_CLK_ENETx_REF_SEL

2024-09-04 12:39:38 +03:00

clk-imx7d.c

clk: imx: add CLK_SET_RATE_PARENT for lcdif_pixel_src for i.MX7D

2024-06-21 09:35:25 +03:00

clk-imx7ulp.c

…

clk-imx8-acm.c

clk: imx: imx8-acm: Fix return value check in clk_imx_acm_attach_pm_domains()

2024-11-05 12:07:59 +02:00

clk-imx8dxl-rsrc.c

…

clk-imx8mm.c

clk: imx: imx8mm: Change the 'nand_usdhc_bus' clock to non-critical one

2024-06-21 09:35:26 +03:00

clk-imx8mn.c

clk: imx: imx8mn: add sai7_ipg_clk clock settings

2024-06-21 09:35:25 +03:00

clk-imx8mp-audiomix.c

clk: clk-imx8mp-audiomix: fix dsp/ocram_a clock parents

2025-03-03 18:49:45 +02:00

clk-imx8mp.c

clk: imx8mp: inform CCF of maximum frequency of clocks

2025-03-03 19:02:15 +02:00

clk-imx8mq.c

…

clk-imx8qm-rsrc.c

…

clk-imx8qxp-lpcg.c

…

clk-imx8qxp-lpcg.h

…

clk-imx8qxp-rsrc.c

…

clk-imx8qxp.c

clk: imx: imx8qxp: Parent should be initialized earlier than the clock

2024-06-21 09:35:29 +03:00

clk-imx8ulp.c

…

clk-imx25.c

…

clk-imx27.c

…

clk-imx31.c

…

clk-imx35.c

…

clk-imx93.c

clk: imx: Apply some clks only for i.MX93

2024-12-26 16:46:03 +02:00

clk-imx95-blk-ctl.c

clk: imx95-blk-ctl: Add one clock gate for HSIO block

2024-10-22 17:21:13 +03:00

clk-imxrt1050.c

clk: imx: add missing MODULE_DESCRIPTION() macros

2024-06-24 14:21:09 +03:00

clk-lpcg-scu.c

clk: imx: lpcg-scu: Skip HDMI LPCG clock save/restore

2024-11-05 12:02:23 +02:00

clk-pfd.c

…

clk-pfdv2.c

…

clk-pll14xx.c

clk: imx: pll14xx: Add 208 MHz and 416 MHz entries for PLL1416x

2024-12-26 16:28:18 +02:00

clk-pllv1.c

…

clk-pllv2.c

…

clk-pllv3.c

…

clk-pllv4.c

…

clk-scu.c

clk: imx: clk-scu: fix clk enable state save and restore

2024-11-05 12:02:22 +02:00

clk-scu.h

…

clk-sscg-pll.c

…

clk-vf610.c

…

clk.c

clk: imx: add missing MODULE_DESCRIPTION() macros

2024-06-24 14:21:09 +03:00

clk.h

clk: imx: clk-imx8mp: Allow media_disp pixel clock reconfigure parent rate

2024-06-21 09:35:30 +03:00

Kconfig

clk: imx: clk-audiomix: Add reset controller

2024-06-21 07:44:01 +03:00

Makefile

…